|
|
RMG and Associates
Semiconductor
Consulting and Expert
Witness Services |
Principal : Ron Maltiel
Phone
/ Fax: (408) 446-3040
ron@maltiel-consulting.com |
|
|
|
|
|
|
|
|
|
Ron Maltiel has more than 20 years experience in design and manufacturing of
semiconductor processes and devices such as memories, microprocessors, and
analog devices.
-
Inventor of six patents
-
Studied semiconductors at Stanford University
-
Developed new
processes and devices at Intel, AMI, AMD, and Maxim.
-
Experienced in
supporting patents and trade secrets (IP) litigation.
-
Operates a
semiconductor technology and patent website.
|
|
|
|
|
|
|
|
.gif) |
|
|
- ISSCC 2010 - Intel, Renesas, Toshiba show mobile media chips, Inductive coupling packs flash drive, Chip links hit 20 Gbits/s, power lows
- ITRS 2009 Processes, Litography, Interconnect Roadmap
- Intel Developer Forum 2009: Performance, Reliability, and Future Direction of Solid State Drive (SSD)
- Flash Memory Summit 2009: Fusion-io, STEC, Denali and Other Presentations
- IEDM 2008 Preview
-
IEDM
Technical Program - 2007
-
Microlithography World -
Mask Layers,
Mask Aligner,
Masking, Immersion lithography, Photoresist (PR), Residues
-
Future Fab International
- Wafer
Processing,
Lithography,
Process Gases, Chemicals and
Materials,
Metrology, Failure Analysis,
Final Manufacturing,
Semiconductor Testing,
Design for Manufacturability
-
International
Semiconductors Process, Memories,
Circuit Technology Roadmap
-
GlobalSpec
Data Sheet for Circuits, Microprocessors, Memory Chips,
Programmable Logic Devices, etc
-
Process, Device, and Circuit Global Standards and Codes
- Searchable Database of Industry Codes and
Standards
-
Global Database of
Companies' Technical Disclosures -
Searchable Data Base of International Prior Art ( IP ).
-
Fabtech
- News, New Products, White Papers
-
Wafer processing, Fabrication (Fab), Clean Room, Materials and
Gases, Lithography, Critical Components
-
Technology Roadmap for Semiconductors
-
Semiconductor Manufacturing Tour
-
Semiconductor Glossary
-
Package Terminology
-
Advanced
Packaging; IC Packaging Processes, Wafer Dicing, Die Placement
-
Semiconductor Notes are one-page reviews of the variety of
topics of current interest in semiconductor science and
engineering
-
EDN: Electronics
Design, Strategy, News
-
Test &
Measurment World
-
Evaluation engineering
Wafer Test, Package test, Design for testing
-
EE Times - Circuit, Chip, Process News
-
Solid State
Technology
-
Electronic New - Circuit, Chip, Process News
-
Cnet News.com - Semiconductors
-
Semiconductor International
-
Micromagazine.com
Archive - Semiconductor
Process, Product and Devices
-
Digital
Times
-
IEEE Transactions on electron Devices
-
Electron
Device Letters, IEEE
-
 Circuits and Devices Magazine, IEEE
-
IEEE Transactions on
Manufacturing Technology
-
X-bit labs
- Latest news and
evaluations of CPU, Chipsets, Memory, Mainboards,
Video, Storage Multimedia, mobile
-
Digit-life -
Latest news and evaluations of Platform, Coolers, HDD/DVD
,Video, Sound, Network, Imaging, Mobile
|
|
|
|
|
| |
|
|
| |
|
|
|
|
|
